In addition to real-time 
Introduction
The program code size is one of the key factors that determine the manufacturing cost of an embedded system, especially when the embedded system is implemented as an SOC (System On a Chip). One code size reduction technique at the instruction set architecture (ISA) level is to use a subset of normal 32-bit instructions compressed into a 16-bit format as in ARM Thumb [6] and MIPS16 [13] . These 16-bit instructions are dynamically decompressed by hardware into 32-bit equivalent ones before execution. This approach can substantially reduce the program code size; however, it increases the number of instructions to be executed, and thus, increases the execution time of the program. For typical examples, the compressed code may require around 70¤ of the space of the original code, while executing 40¤ more instructions [3] .
When an embedded system is used as a real-time system, there are also temporal requirements imposed on the system that must be met for correct operation. In such a real-time embedded system, the code size vs. execution time tradeoff resulting from the use of reduced bit-width ISA [7] gives rise to a challenging question: to minimize the total code size of all the tasks in the system while satisfying all the temporal requirements imposed on the system. There has been much work on the design of real-time systems guaranteeing the system temporal requirements. In particular, Period Calibration Method (PCM) [5] is a design framework that transforms the system temporal requirements into the temporal parameters of tasks that collectively guarantee the system-level end-to-end timing requirements. The design framework proposed in this paper extends the PCM framework by considering the code size vs. execution time tradeoff of each task to come up with a solution that minimizes the total system code size while satisfying the system-level real-time requirements. The proposed framework assumes that the code size vs. execution time tradeoff for each task is given either by a table that lists possible (code size, execution time) pairs or by a linear tradeoff function that safely approximates the table. From this tradeoff relationship, the proposed framework formulates the optimization problem of minimizing the total system code size subject to the system-level real-time requirements. The optimization problem is a linear programming problem when the tradeoff is given as a linear function, or it becomes an NP-hard problem when the tradeoff is given as a tabular form. For the latter case, we describe three heuristic algorithms, each of which finds a sub-optimal solution to the optimization problem using different criteria in the solution process. In addition, for a set of asynchronous periodic tasks with relative deadlines less than or equal to their periods, we develop a new feasibility condition under EDF (Earliest Deadline First) scheduling [10] that can be more efficiently evaluated than existing ones.
The rest of this paper is organized as follows: Section 2 describes the system model and gives the problem description and the overview of our solution process. Section 3 briefly reviews PCM and the code size reduction technique. Section 4 presents a new feasibility condition. Section 5 formulates the optimization problem and presents heuristic algorithms. Section 6 illustrates how our design framework works using an example and evaluates the performance of the heuristic algorithms with simulation results. Finally, we conclude in Section 7 with discussion on future research. , respectively. In this paper, we assume that each task ¥ § ! is given a tradeoff relationship between code size (V ) and execution time (4 ) either by a discrete step function (i.e., a table of possible (V F q 4
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Figure 2. Overview of our design framework
For real-time embedded systems, we consider the following three classes of timing constraints presented in [5] : % A freshness constraint bounds the time it takes for data to flow from input to output
).
%
A correlation constraint bounds the maximum timeskew between several inputs ( § § f ) used to produce output (denoted as
). ).
We define the system code size (V ¦ k ¦ ) as the sum of the code sizes of all the tasks in the system, i.e.,
Problem Description
We consider a design framework for real-time embedded systems that transforms the system constraints into task parameters guaranteeing a set of requirements. The goal of our design framework is to derive the temporal parameters and the code size parameter of each task in such a way that they collectively guarantee the system end-to-end timing requirements and that the system code size is minimized. Figure 1 depicts the overview of our design framework. The input, output, and requirements of our design framework are given as follows:
Input:
% System structure: a task graph representing dataflow and task precedence.
%
System constraints: the system end-to-end timing constraints % tradeoff between the code size and the (worst case) execution time of each task.
Output:
% Task parameters: the temporal parameters (period, offset, deadline, and execution time) and the code size parameter of each task.
Requirements:
% Correctness: system behaviors that satisfy all the task parameters also satisfy the system constraints. % Feasibility: task temporal parameters never demand a time interval during which the CPU utilization exceeds 100%.
%
Optimization: the total code size should be minimized subject to the above two requirements.
When solving the problem of determining the temporal parameters and the code size of each task satisfying the system end-to-end timing constraints and optimizing the system code size, our design framework breaks the problem into two sub-problems: (1) transforming the system end-toend timing constraints into task temporal parameters with the system structure and constraints and the execution time of each task and then (2) deriving the code size and execution time of each task with the optimization goal subject to the task temporal parameters. We iteratively solve these two sub-problems. We initially use the minimum (worst-case) execution time of each task to solve the first sub-problem. The solution to the second sub-problem determines the execution time of each task with the optimization goal, and then we go back to the first sub-problem with this new execution time of each task. We repeat this iterative procedure until the solution converges.
Our design framework uses an existing technique called Period Calibration Method (PCM) [5] to solve the first subproblem and we provide a new optimization framework to solve the second sub-problem.
PCM is a design methodology that transforms the system end-to-end timing constraints into the temporal parameters of each task when the system task graph, the system constraint, and the worst case execution times of tasks are given. Having PCM as the first sub-problem solver, our design framework can use the same asynchronous task graph and the end-to-end timing constraints as those in [5] .
With PCM serving as the front-end technique, our design optimization framework works as back-end. The goal of this back-end is to determine the code size vs. execution time tradeoff of each task to minimize the system code size while guaranteeing a feasible schedule. The input to the back-end is the code size vs. execution time tradeoff of each task as well as the temporal parameters of each task that PCM determined as solutions to the first sub-problem.
To guarantee a feasible schedule with the temporal parameters of each task, our design framework generates feasibility constraints according to a feasibility condition. With the feasibility constraints, the back-end formulates the optimization problem of minimizing the system code size. Depending on the format by which the code size vs. execution time tradeoff is given, the back-end solves the optimization problem with a different tool. If the tradeoff relationship is given as a linear function, the back-end uses an existing linear programming solver to find the optimal solution. If the tradeoff is given in a tabular form, the back-end uses heuristic algorithms to find sub-optimal solutions. For this purpose, we give three heuristic algorithms that use different criteria in the solution process. With the solution given by the back-end, our design framework finds the temporal parameters and the code size parameter of each task that satisfy the three requirements of correctness, feasibility, and optimization.
Overview of Existing Techniques

Period Calibration Method (PCM) Overview
Period calibration method (PCM) [5] provides a design methodology that transforms the system end-to-end timing requirements into task temporal parameters. As input, PCM takes a task graph and a set of system end-to-end timing constraints of the embedded system: the task graph represents dataflow, task precedence, and end-to-end timing constraints on freshness from input to output, input correlation and allowable output separation. Solving the constraints generated from the system timing requirements, PCM first derives the periods of tasks minimizing the CPU utilization and then derives the offset and deadline of each task subject to the periods locally maximizing the schedulability of each task. The static priorities of tasks are assigned considering the task precedence given in the task graph.
There has been work on applying PCM to the design of real-time embedded systems including an avionics control system [12] and a computerized numerical control system [11] . While reporting some weaknesses of PCM such as infeasible solutions [12] and the absence of overload handling [11] , these papers concluded that PCM provides a useful methodology for the design of real-time embedded systems.
PCM derives task temporal parameters for static prioritybased scheduling. However, our design framework uses the earliest deadline first (EDF) scheduling to improve system utilization and to enable efficient feasibility analysis. This requires a change in task temporal parameters generated by PCM so that when tasks are scheduled by EDF, the end-toend timing requirements are still satisfied. In the original PCM, the task precedence is preserved by static priorities. If
has a higher priority than
. In our EDF-based scheduling, we assign deadlines in such a way that if
is smaller than 2 u e by one.
Code Size Reduction Technique Overview
For many embedded systems, program code size is a critical design factor. We present a brief overview of a compiler technique for code size reduction that works for a processor capable of executing reduced bit-width instructions. A very good example of such a processor is ARM microprocessors with a 32-bit instruction set (IS) for normal modes and a 16-bit reduced bit-width IS for Thumb modes [6] . A reduction in code size comes from encoding a subset of the 32-bit normal mode IS into the 16-bit Thumb mode IS. At the execution time, a decompression engine converts a Thumb-mode instruction into an equivalent normal-mode instruction during the decode stage. The Thumb IS can access only 8 general purpose registers (out of 16 general purpose registers in the normal mode) and can encode only a small immediate value. These limitations increase the number of instructions executed and, thus, increases the program execution time. For typical programs, by using this technique the code size can be reduced by around 30¤ , while the number of instructions executed increases by about 40¤ [3] .
The reduced bit-width ISA allows a program that contains both 32-bit normal-mode instructions and 16-bit reduced bit-width instructions where the mode change between the two can be performed by executing a single mode-change instruction. This capability allows for a tradeoff between code size and execution time when compiling a program. For example, by progressively transforming program units such as functions or basic blocks in the normal mode into the equivalent ones in the reduced bit-width mode while adding patch-up code to maintain the correct semantics, we can obtain a table that gives possible (code size, execution time) pairs. The order by which the transformation is performed considers both reduction in code size and increase in the program execution time, i.e., it favors program units that give large reduction in code size with only a small increase in the program execution time.
Feasibility Analysis under EDF
There has been much work on feasibility analysis techniques under EDF scheduling. The following important results have been proved for independent periodic tasks on one processor. Liu and Layland [10] showed that any set of . The problem of deciding whether a set of asynchronous periodic tasks with pre-period deadlines has been proved to be NP-hard by Leung and Merrill [9] . Further, Baruah et al. showed that this problem is NP-hard in the strong sense [1] .
denote the number of jobs of task ¥ ! that must be completely scheduled in
. It is computed as follows: 
. We can easily see that when
. We can also see that when k
denote a set of offsets of all tasks between 0 and
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We can see that 
Proof. We prove this theorem by showing that this feasibility condition (referred as d g
) is equivalent to the feasibility condition (referred as d g
) given in Lemma 1 in terms of feasibility analysis. While sharing the same set of inequalities, the two conditions differ in the domains of
. In what follows, we show that the two conditions yield the same feasibility results with the two different domains.
First, we show that if
finds a task set feasible, then d g also finds the task set feasible. This is obvious from 
Third, we show that if d g finds a task set feasible, then d g also finds the task set feasible. As we described in the last paragraph, we can transform each
Fourth, we show that if d g finds a task set infeasible, then d g also finds the task set infeasible. This is obvious from
. we can see that the feasibility condition given in Theorem 1 can be more efficiently evaluated than the one given in Lemma 1.
Optimization Formulation and Solutions
Optimization Formulation
Once the PCM generates the temporal parameters (periods, offsets and deadlines) of tasks and feasibility constraints are generated with the feasibility condition shown in Theorem 1 based on the temporal parameters of tasks, the optimization framework, i.e., the back-end technique, tries to minimize the system code size while satisfying all the feasibility constraints. This optimization uses the code size vs. execution time tradeoff relationship of each task for this purpose. More formally, this optimization is formulated as follows: 
% Constraints: the feasibility constraints are from Theorem 1 as follows:
Depending on the tradeoff function of each task, this optimization problem can be solved by linear programming or heuristic approaches. . Thus, it can be solved by an existing LP solver.
NP-hard problem.
If the tradeoff functions are given as discrete step functions, the problem of finding the optimal solution becomes intractable.
Theorem 2 When the code size vs. execution time tradeoff is given as a tabular form, the problem of finding the minimum system code size satisfying the real-time requirements is NP-hard.
Proof. The proof is via a polynomial-time reduction from the subset sum problem that is known to be NP-complete [4] . Let a set of positive integers iven the difficulty of this optimization problem when the tradeoff is given as discrete functions, a natural approach is to develop heuristic algorithms that find sub-optimal solutions.
Heuristic Algorithms
We present heuristic solutions to the optimization problem that can be used when tradeoff functions are given as discrete step functions. Basically, we consider a solution that gradually reduces the system code size by increasing the execution time of a task. We give three greedy algorithms that differ only in the sequence of tasks they consider in increasing the execution time. In all the three algorithms, the iterative procedure continues until there is no task eligible to increase its execution time. Before explaining the three algorithms individually, we define a few terms.
When the execution time of a task 
With the range of
, we can define the best reduction ratio Ò ! as follows:
Highest Best Reduction-Ratio First (HBRF).
This algorithm favors a task with a higher best reduction ratio. In each iterative step, the HBRF algorithm calculates the best reduction ratio 
Longest Period First (LPF)
. This algorithm favors a task with a longer period. Given a fixed time interval, a task with a longer period has a smaller number of jobs than a task with a shorter period. Thus, in general, increasing the execution time of a task with the longest period has the least impact on the schedulability of the task set. The LPF algorithm captures this and, in each iterative step, this algorithm increases 
Highest Best Weighted-Reduction-Ratio First (HBWF).
This algorithm combines the HBRF algorithm and the LPF algorithm in a sense that it favors a task with a higher best reduction ratio and a lower increase in utilization. The HBWF algorithm defines a weight of a task as } n } s ø s ù ú and determines a weighted reduction ratio as follows:
This algorithm determines the best weighted reduction ratio . Therefore, the time complexity of each iterative step for the HBRF and HBWF 
The system end-to-end timing constraints of the example algorithms is 6 Illustration and Evaluation
Design Framework Illustration
In this section, we illustrate how our design framework works with the same example given in the PCM paper [5] . The system structure of the example is given by the task graph shown in Figure 4 (a) and the system end-to-end timing constraints are given in Table 1 . For the illustration purposes, the tradeoff function of each task is given by both the linear tradeoff function shown in Figure 5 Table 3 . Maximum code size and minimum execution time of each task 5(b). Taking as its input the task graph, the end-to-end timing constraints, and the minimum execution time of each task, PCM transforms the task graph of Figure 4 (a) into the task graph shown in Figure 4 (b) and derives the temporal parameters of each task. Among various solution candidates, PCM chooses one shown in the upper part (Solution I) of Table 2 since it provides the minimum utilization with the minimum execution time of each task shown in Table 3 . Our design framework modifies the deadline of each task in such a way that the task precedences are maintained under EDF scheduling. When the execution time of each task is initially its minimum value, the system code size is 15.05 Kbytes shown in Table 3 . The solution of PCM that is given by a set of task temporal parameters now becomes the input to our optimization framework. It first generates the feasibility constraints given by Theorem 1 from the set of task temporal parameters. With these feasibility constraints, the optimization problem formulated in Section 5.1 can be solved by an LP solver, an exhaustive search, or heuristic algorithms depending on the type of the code size vs. execution time tradeoff of each task. If the tradeoff is given as a linear function shown in Figure 5 (a), the optimization problem is formulated as a linear programming (LP) problem and its solution can be obtained by an LP solver. Table 4 shows the solution given by the back-end in its upper part (Solution I). This solution by the LP solver reduces the system code size to 12.57 Kbytes. For the tradeoff relationship of a task given in a tabular form as shown in Figure 5 (b), an exhaustive search was performed to find the optimal solution over all possible execution time values and the three heuristic algorithms were used to find sub-optimal solutions with a reduced time complexity. The upper part (Solution I) of Table 5 shows the so- 
Solutions
Parameters
Code Size Table 5 . The solutions by the back-end for the example with discrete tradeoff lution by an exhaustive search (OPT) and those of the three heuristic algorithms (HBRF/LPF/HBWF). The system code size is reduced to 12.61 Kbytes by an exhaustive search and to 12.82 Kbytes by all the three heuristic algorithms. While the three heuristic algorithms (HBRF/LPF/HBWF) do not always yield the same solution as pointed out in Section 6.2, all the heuristic algorithms provide the same solution in this particular example.
The new execution time of each task given by the solution to the optimization problem becomes the input to PCM. With this new execution time of each task, the utilization is now 0.8174 with PCM Solution I and 0.8173 with PCM Solution II shown in Table 2 after the second path through PCM. The solution process of our optimization framework continues with this new solution by PCM. The lower parts (Solution II) of Table 4 and Table 5 show the new solutions obtained by the back-end with PCM Solution II. When linear tradeoff functions are used, the system code size is reduced to 11.93 Kbytes. When the tradeoff is given in a tabular form, the system code size is reduced to 11.95 Kbytes by the exhaustive search and to 12.44 Kbytes by all the three heuristic algorithms.
PCM takes as its input the new solution (Solution II) by the back-end. PCM gives the same solution as PCM Solution I (with the minimum utilization of 0.8710) and thus the iterative procedure terminates. Among all the solutions of our optimization framework obtained through the iterative procedure, the final solution is the one that minimizes the system code size while satisfying all the feasibility constraints.
Heuristic Algorithm Evaluation
We evaluate the performance of the three heuristic algorithms against the exhaustive search algorithm through simulations with various task sets. The parameters of each task are randomly chosen during the simulations. The period of each task is randomly chosen to be one among 10, 20, 25, 50, and 100 ms. The discrete tradeoff between code size vs. execution time of each task is randomly determined to be 5 pair of values such that the tradeoff values are monotonically decreasing and the execution time of each task is smaller than its period. The offset and deadline of each task are also randomly determined such that its execution window is greater than its execution time. Simulations were performed more than 100 times with 4, 6, 8, 10 and 12 tasks, respectively. As the performance measure, we define the closeness of a non-optimal solution of a heuristic algorithm to the optimal solution by the exhaustive search algorithm as follows: is the optimal system code size. Figure 6 (a) plots the performance of the three algorithms and their best-case performance (BEST) with 8 tasks. We can see in Figure 6 (a) that at least one of the three algorithms finds the optimal solution for about 32% of simulation cases. With the simulation results, we can state with 90% confidence that the mean of the best-case performance with 8 tasks in the real-world is between 75% and 100%. Among the three algorithms, HBRF exclusively yields the BEST solutions for 47% of simulation cases, HBWF does so for 18%, and LPF does so for 12%, respectively. For the remaining 23% of simulate cases, two or more algorithms provide the BEST solutions together. Figure 6(b) plots the best-case performance (BEST) of the three heuristic algorithms against 4, 6, 8, 10 and 12 tasks, respectively. The best-case solution is the optimal solution for about 68% with 4 tasks, 46% with 6 tasks, 32% with 8 tasks, 18% with 10 tasks, and 11% with 12 tasks of simulation cases.
Conclusion
With the reduced bit-width instruction sets of recent microprocessors, it is possible to take advantage of the code size vs. execution time tradeoff of a task during the design of embedded systems. This paper describes a design framework for real-time embedded systems that provides solutions to the optimization problem of minimizing the system code size subject to guaranteeing the system's real-time requirements under EDF scheduling.
Our design framework decomposes the optimization problem into two sub-problems: 1) deriving task temporal parameters that guarantees the system real-time requirements and 2) deriving the code size and execution time of each task while minimizing the system code size subject to feasibility constraints. Our framework iteratively solves the two sub-problems using solutions from each other until the solutions converge. This iterative approach inherently finds a locally optimal solution. However, it may be possible to develop an integrated approach that solves the optimization problem without breaking it into two sub-problems. Such an integrated approach increases the complexity of finding solutions, but may deliver solutions that are close to the globally optimal solution. We plan to develop such an approach and evaluate the complexity and effectiveness.
Our current design framework considers the issue of minimizing the total code size while guaranteeing the realtime requirements. In the design of real-time embedded systems, energy consumption is another critical design factor. With the Dynamic Voltage Scaling (DVS) technique that allows each job to execute at various CPU clock speeds, there is a possible tradeoff between energy consumption and execution time. Our future direction is to extend our design framework so that it can allow the embedded system designer to evaluate tradeoffs among code size, execution time, and energy consumption.
